

SLES233-JULY 2008-REVISED JULY 2008


AUDIO DSP WITH ANALOG INTERFACE

FEATURES

- High-Quality Audio Performance: 102-dB ADC/105-dB DAC (Typical) DNR
- Eight-Channel Programmable Audio DSP (Four-Channel Digital and Four-Channel Analog)
- Three Differential Stereo Analog Inputs Multiplexed to Two Stereo Input ADCs
- Two Differential Stereo Output DACs
- Two Serial Audio Inputs (Four Channels) and Two Serial Audio Outputs (Four Channels)
- 135-MHz Maximum Speed, >2800 Processing Cycles Per Sample at 48 kHz
- 512 × Fs XTAL Input in Master Mode, 512 × Fs MCLK_IN in Slave Mode
- 48-kHz Sample Rate in Master Mode
- 44.1 or 48-kHz Sample Rate in Slave Mode
- 48-Bit Data Path and 28-Bit Coefficients
- 768 Words of 48-Bit Data Memory
- 1022 Words of 28-Bit Coefficient Memory
- 3K Words of 55-Bit Program RAM
- Hardware Single-Cycle Multiplier (28×48)
- 2812 Instructions Per Fs
- 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz)
- Data Formats: Left Justified, Right Justified, and I²S
- Two I²C Ports for Slave or Master Download
- Single 3.3-V Power Supply
- Graphical Development Environment for Audio Processing; e.g., EQ, Algorithm Development

APPLICATIONS

- MP3 Docking Systems
- Digital Televisions
- Mini-Component Audio



DESCRIPTION/ORDERING INFORMATION

The TAS3204 is an audio system-on-a-chip (SOC) designed for mini/micro systems, multimedia-speaker, and MP3 player docking systems. It includes analog interface functions: three multiplex (MUX) stereo inputs with two stereo analog-to-digital converters (ADCs), two stereo digital-to-analog converters (DACs) with analog outputs consisting of differential stereo line drivers. Four channels of serial digital audio processing are also provided. The TAS3204 has a programmable audio digital signal processor (DSP) that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single cycle 28×48 -bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

ORDERING INFORMATION


T _A	PLASTIC 64-PIN PQFP (PN)
0°C to 70°C	TAS3204PAG



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLES233-JULY 2008-REVISED JULY 2008



The TAS3204 is composed of eight functional blocks:

- 1. Analog input/mux/stereo ADC
- 2. Two stereo DACs
- 3. Analog reference system
- 4. Power supply
- 5. Clocks, digital PLL, and serial data interface
- 6. I²C control interface
- 7. 8051 microcontroller
- 8. Audio DSP digital audio processing



SLES233-JULY 2008-REVISED JULY 2008




Figure 1. Expanded Functional Block Diagram



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating temperature range (unless otherwise noted)

DVDD	Digital supply voltage range)	–0.5 V to 3.8 V
AVDD	Analog supply voltage rang	e	–0.5 V to 3.8 V
V	Input voltage renge	3.3-V TTL	-0.5 V to DVDD + 0.5 V
VI	Input voltage range	1.8-V LVCMOS (XTLI)	–0.5 V to 2.3 V
V		3.3-V TTL	-0.5 V to DVDD + 0.5 V
Vo	Output voltage range	1.8-V LVCMOS (XTLO)	–0.5 V to 2.3 V ⁽²⁾
I _{IK}	Input clamp current (V _I < 0	or V _I > DVDD)	±20 μA
I _{OK}	Output clamp current (V _O <	0 or V _O > DVDD)	±20 μA
T _A	Operating free-air temperature range		0°C to 70°C
T _{stg}	Storage temperature range		–65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Pin XTAL_OUT is the only TAS3204 output that is derived from the internal 1.8-V logic supply. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL_OUT.

Note:

a. VR_ANA is derived from TAS3204 internal 1.8-V voltage regulator. This terminal must not be used to power external devices. b. VR_DIG is derived from TAS3204 internal 1.8-V voltage regulator. This terminal must not be used to power external devices.

c. VR_PLL is derived from TAS3204 internal 1.8-V voltage regulator. This terminal must not be used to power external devices.

PACKAGE DISSIPATION RATINGS

	Package Descriptio	n	T _A ≤ 25°C	Derating Factor	T _A = 70°C
Package Type	Pin Count	Package Designator	Power Rating (mW)	Above T _A = 25°C (mW/°C)	Power Rating (mW)
TQFP	64	PAG	1869	23.36	818

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
DVDD	Digital supply voltage		3	3.3	3.6	V
AVDD	Analog supply voltage		3	3.3	3.6	V
V	/ _{IH} High-level input voltage	3.3-V TTL	2			V
VIH	Fign-level input voltage	1.8-V LVCMOS (XTL_IN)	1.2			v
V		3.3-V TTL			0.8	V
VIL	Low-level input voltage	1.8-V LVCMOS (XTL_IN)			0.5	v
T _A	Operating ambient air temperature		0	25	70	°C
TJ	Operating junction temperature		0		105	°C
	Analog differential input			2		V _{RMS}
	Analog output load	Resistance		10		kΩ
	Analog output load	Capacitance		100		pF

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3.3-V TTL	$I_{OH} = -4 \text{ mA}$	2.4			
V _{OH} High-level output voltage	1.8-V LVCMOS (XTL_OUT)	I _{OH} = -0.55 mA	1.44			V	
		3.3-V TTL	$I_{OL} = 4 \text{ mA}$			0.5	
V _{OL} Low-level output voltage	1.8-V LVCMOS (XTL_OUT)	I _{OL} = 0.75 mA			0.4	V	
I _{OZ}	High-impedance output current	3.3-V TTL	$V_{I} = V_{IL}$			±20	μA



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3.3-V TTL	$V_I = V_{IL}$			±20	
IIL	Low-level input current	1.8-V LVCMOS (XTL_IN)	$V_{I} = V_{IL}$			±20	μA
		3.3-V TTL	$V_{I} = V_{IH}$			±20	
I _{IH}	High-level input current	1.8-V LVCMOS (XTL_IN)	$V_{I} = V_{IH}$			±20	μA
I _{DVDD}	Digital supply current	Normal operation	MCLK_IN = 24.576 MHz, LRCLK = 48 kHz		130		mA
I _{AVDD}	Analog supply current	Normal operation	MCLK_IN = 24.576 MHz, LRCLK = 48 kHz		60		mA
Power		Normal operation	MCLK_IN = 24.576 MHz, LRCLK = 48 kHz		627		mW
Dissipation	Digital and analog supply current	Standby made	With voltage regulators on		23		mW
(Total)		Standby mode	With voltage regulators off		825		μW
		Reset mode			20		mW
VR_ANA	Internal voltage regulator – analog			1.6	1.8	1.98	V
VR_PLL	Internal voltage regulator – PLL			1.6	1.8	1.98	V
VR_DIG	Internal voltage regulator – digital			1.6	1.8	1.98	V

AUDIO SPECIFICATIONS

 $T_A = 25^{\circ}C$, AVDD = 3.3 V, DVDD = 3.3 V, Fs = 48 kHz, 1-kHz sine wave full scale, over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
Overall performance:	Dynamic range	Evaluation module. A-weighted, -60 dB with respect to full scale	100	dB
input ADC – DAP – DAC – line out	THD+N	Evaluation module. –3 dB with respect to full scale	101	dB
	Dynamic range	A-weighted, -60 dB with respect to full scale	102	dB
	THD+N	-4 dB with respect to full scale.	93	dB
ADC section	Crosstalk	One channel = -3 dB ; Other channel = 0 V	84	dB
	Power supply rejection ratio	1 kHz, 100 mVpp on AVDD	57	dB
	Input resistance		20	kΩ
	Input capacitance		10	pF
	Pass band edge		0.45 Fs	Hz
	Pass band ripple		±0.01	dB
ADC decimation filter	Stop band edge		0.55 Fs	Hz
	Stop band attenuation		100	dB
	Group delay		37 ÷ Fs	Sec



AUDIO SPECIFICATIONS (continued)

 $T_A = 25$ °C, AVDD = 3.3 V, DVDD = 3.3 V, Fs = 48 kHz, 1-kHz sine wave full scale, over operating free-air temperature range (unless otherwise noted)

I	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
	Differential ful voltage	l scale output		2		V _{RMS}
	Dynamic range		A-weighted, –60 dB with respect to full scale	105		dB
	THD+N		0-dBFS input, 0-dB gain	95		dB
DAC section		DAC to ADC	One channel –3 dBFS; Other channel 0 V	84		dB
	Crosstalk	ADC to DAC	One channel –3 dB; Other channel 0 V	84		dB
		DAC to DAC	One channel –3 dBFS; Other channel 0 V	84		dB
	Power supply	rejection ratio	1 kHz, 100 mVpp on AVDD	56		dB
	DC offset		With respect to V _{REF}			mV
	Pass band ed	ge		0.45 Fs		Hz
	Pass band rip	ple		±0.06		dB
DAC interpolation filter	Transition bar	nd		1.45 Fs to 0.55 Fs		Hz
•	Stop band edg	ge		7.4 Fs		Hz
	Stop band atte	enuation		-65		dB
	Filter group de	elay		21 ÷ Fs		Sec







SLES233-JULY 2008-REVISED JULY 2008




Figure 3. THD + N (ADC-DAC)

TIMING CHARACTERISTICS

Master Clock

over recommended operating conditions (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
f _(XTAL_IN)	Frequency, XTAL_IN (1/ t _{c(1)})		See (1)		512Fs		Hz
t _{c(1)}	Cycle time, XTAL_IN				1÷512Fs		Sec
f _(MCLK_IN)	Frequency, MCLK_IN (1/ t _{c(2)}))			512Fs		Hz
t _{w(MCLK_IN)}	Pulse duration, MCLK_IN high	h	See (2)	0.4 t _{c(2)}	0.5 t _{c(2)}	0.6 t _{c(2)}	ns
	Crystal frequency deviation					50	ppm
f _(MCLKO)	Frequency, MCLKO (1/ t _{c(3)})				256Fs		Hz
t _{r(MCLKO)}	Rise time, MCLKO		C _L = 30 pF			15	ns
t _{f(MCLKO)}	Fall time, MCLKO		C _L = 30 pF			15	ns
t _{w(MCLK_IN)}	Pulse duration, MCLKO high		See ⁽³⁾		H _{MCLKO}		ns
		XTAL_IN master clock source			80		ps
	MCLKO jitter	MCLK_IN master clock source	See (4)				ps
	Delay time, MCLK_IN rising	MCLKO = MCLK_IN	See ⁽⁵⁾			20	ns
t _{d(MI-MO)}	edge to MCLKO rising edge	MCLKO < MCLK_IN	See (5) (6)			20	ns

(1) Duty cycle is 50/50.

(2)

Period of MCLK_IN = $T_{MCLK_IN} = 1/f_{MCLK_IN}$ H_{MCLKO} = 1/(2 × MCLKO). MCLKO has the same duty cycle as MCLK_IN when MCLKO = MCLK_IN. When MCLKO = 0.5 MCLK_IN or (3) 0.25 MCLK_IN, the duty cycle of MCLKO is typically 50%.

When MCLKO is derived from MCLK_IN, MCLKO jitter = MCLK_IN jitter (4)

Only applies when MCLK_IN is selected as master source clock (5)

Also applies to MCLKO falling edge when MCLKO = MCLK_IN/2 or MCLK_IN/4 (6)

TAS3204

SLES233-JULY 2008-REVISED JULY 2008



www.ti.com




Figure 4. Master Clock Signal Timing Waveforms

Serial Audio Port, Slave Mode

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
f _{LRCLK}	Frequency, LRCLK (f _S)				48	kHz
t _{w(SCLKIN)}	Pulse duration, SCLKIN high	See ⁽¹⁾	0.4 t _{c(SCLKIN)}	0.5 t _{c(SCLKIN)}	0.6 t _{c(SCLKIN)}	ns
f _{SCLKIN}	Frequency, SCLKIN	See ⁽²⁾		64 F _S		MHz
t _{pd1}	Propagation delay, SCLKIN falling edge to SDOUT				16	ns
t _{su1}	Setup time, LRCLK to SCLKIN rising edge		10			ns
t _{h1}	Hold time, LRCLK from SCLKIN rising edge		5			ns
t _{su2}	Setup time, SDIN to SCLKIN rising edge		10			ns
t _{h2}	Hold time, SDIN from SCLKIN rising edge		5			ns
t _{pd2}	Propagation delay, SCLKIN falling edge to SCLKOUT2 falling edge				15	ns

Period of SCLKIN = $T_{SCLKIN} = 1/f_{SCLKIN}$ Duty cycle is 50/50. (1)

(2)

Www.ti.com

Texas




Figure 5. Serial Audio Port Slave Mode Timing Waveforms

Serial Audio Port Master Mode Signals (TAS3204)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(LRCLK)	Frequency LRCLK	C _L = 30 pF		48		kHz
t _{r(LRCLK)}	Rise time, LRCLK ⁽¹⁾	C _L = 30 pF			12	ns
t _{f(LRCLK)}	Fall time, LRCLK ⁽¹⁾	Duty cycle is 50/50			12	ns
f _(SCLKOUT)	Frequency, SCLKOUT	C _L = 30 pF		64F _S		MHz
t _{r(SCLKOUT)}	Rise time, SCLKOUT	C _L = 30 pF			12	ns
t _{f(SCLKOUT)}	Fall time, SCLKOUT	C _L = 30 pF			12	ns
t _{pd1(SCLKOUT)}	Propagation delay, SCLKOUT falling edge to LRCLK edge				5	ns
t _{pd2}	Propagation delay, SCLKOUT falling edge to SDOUT1-2				5	ns
t _{su}	Setup time, SDIN to SCLKOUT rising edge		25			ns
t _h	Hold time, SDIN from SCLKOUT rising edge		30			ns

(1) Rise time and fall time measured from 20% to 80% of maximum height of waveform.

TAS3204



www.ti.com

SLES233-JULY 2008-REVISED JULY 2008




Figure 6. Serial Audio Port Master Mode Timing Waveforms



SLES233-JULY 2008-REVISED JULY 2008

Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices

	PARAMETER	TEST CONDITIONS	STANDARD MODE		FAST MODE		UNIT
			MIN	MAX	MIN	MAX	
V _{IL}	LOW-level input voltage		-0.5	0.8	-0.5	0.8	V
VIH	HIGH-level input voltage		2		2		V
V _{hys}	Hysteresis of inputs		N/A	N/A	0.05 V _{DD}		V
V _{OL1}	LOW-level output voltage (open drain or open collector)	3-mA sink current			0	0.4	V
t _{of}	Output fall time from V_{IHmin} to $_{\text{VILmax}}$	Bus capacitance from 10 pF to 400 pF		250	7 + 0.1 C _b	250	ns
l _l	Input current, each I/O pin		-10	10	-10 ⁽²⁾	10 ⁽²⁾	μA
t _{SP(SCL)}	SCL pulse duration of spikes that must be suppressed by the input filter		N/A	N/A	14 ⁽³⁾		ns
t _{SP(SDA)}	SDA pulse duration of spikes that must be suppressed by the input filter		N/A	N/A	22 ⁽³⁾		ns
CI	Capacitance, each I/O pin			10		10	pF

(1) C_b = capacitance of one bus line in pF. The output fall time is faster than the standard I²C specification.

(2) The I/O pins of fast-mode devices must not obstruct the SDA and SDL lines if V_{DD} is switched off.

(3) These values are valid at the 135-MHz DSP clock rate. If DSP clock is reduced by half, the t_{SP} doubles.

Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I²C-Bus Devices

all values are referred to V_{IHmin} and V_{ILmax} (see SubSec1 5.4)

PARAMETER			STANDARD MODE		FAST MODE	
			MAX	MIN	MAX	
f _{SCL}	SCL clock frequency	0	100	0	400 ⁽¹⁾	kHz
t _{HD-STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4		0.6		μs
t _{LOW}	LOW period of the SCL clock	4.7		1.3		μs
t _{HIGH}	HIGH period of the SCL clock	4		0.6		μs
t _{SU-STA}	Setup time for repeated START	4.7		0.6		μs
t _{SU-DAT}	Data setup time	250		100		μs
t _{HD-DAT}	Data hold time ⁽²⁾⁽³⁾	0	3.45	0	0.9	μs
t _r	Rise time of both SDA and SCL signals		1000	20 + 0.1 C _b ⁽⁴⁾	300	ns
t _f	Fall time of both SDA and SCL		300	20 + 0.1 $C_b^{(4)}$	300	ns
t _{SU-STO}	Setup time for STOP condition	4		0.6		μs
t _{BUF}	Bus free time between a STOP and START condition	4.7		1.3		μs
C _b	Capacitive load for each bus line		400		400	pF
V _{nL}	Noise margin at the LOW level for each connected device (including hysteresis)	0.1V _{DVDD}		$0.1 V_{\text{DVDD}}$		V
V _{nH}	Noise margin at the HIGH level for each connected device (including hysteresis)	0.2V _{DVDD}		$0.2V_{\text{DVDD}}$		V

(1) In master mode, the maximum speed is 375 kHz.

(2) Note that SDA does not have the standard I²C specification 300-ns internal hold time. SDA must be valid by the rising and falling edges of SCL. TI recommends that a 2-kΩ pullup resistor be used to avoid potential timing issues.

(3) A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement t_{SU-DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{r-max} + t_{SU-DAT} = 1000 + 250 = 1250 ns (according to the standard-mode l²C bus specification) before the SCL line is released.

(4) C_b = total capacitance of one bus line in pF



SLES233-JULY 2008-REVISED JULY 2008

NOTE:

SDA does not have the standard I^2C specification 300-ns internal hold time. SDA must be valid by the rising and falling edges of SCL.




Figure 7. Start and Stop Conditions Timing Waveforms

Recommended I²C Pullup Resistors

It is recommended that the I²C pullup resistors R_P be 4.7 k Ω (see Figure 8). If a series resistor is in the circuit (see Figure 9), then the series resistor R_S should be less than or equal to 300 Ω .





Figure 8. I²C Pullup Circuit (With No Series Resistor)



- (1) $V_S = DVDD \times R_S/(R_S R_P)$. When driven low, $V_S << V_{IL}$ requirements.
- (2) $R_S \leq 300 \ \Omega$


Figure 9. I²C Pullup Circuit (With Series Resistor)



Reset Timing

control signal parameters over recommended operating conditions (unless otherwise noted)

	PARAMETER				
t _{w(RESET)}	Pulse duration, RESET active	200	ns		
t _{r(DMSTATE)}	Time to outputs inactive	100	μs		
t _{r(run)}	Time to enable I ² C	50	ms		
- RESET					
	↓ t _{w(RESET)} ↓ ↓				





TAS3204



APPLICATION INFORMATION

Schematics

Figure 11 shows a typical TAS3204 application. In this application the following conditions apply:

- TAS3204 is in clock-master mode. The TAS3204 generates MCLK_OUT1, SCLK_OUT, and LRCLOK_OUT.
- XTAL_IN = 24.576 MHz
- I²C register 0x00 contains the default settings, which means:
 - Audio data word size is 24-bit input and 24-bit output.
 - Serial data format is 2-channel, I²S for input and output.
 - I²C data transfer is approximately 400 kbps for both master and slave I²C interfaces.
 - Sample frequency (f_s) is 48 kHz, which means that f_{LRCLK} = 48 kHz and f_{SCLKIN} = 3.072 MHz.
- Application code and data are loaded from an external EEPROM using the master I²C interface.
- Application commands come from the system microprocessor to the TAS3204 using the slave I²C interface.


Good design practice requires isolation between the digital and analog power as shown. Power supply capacitors of 10 μ F and 0.1 μ F should be placed near the power supply pins AVDD (AVSS) and DVDD (DVSS).

The TAS3204 reset needs external glitch protection. Also, reset going HIGH should be delayed until TAS3204 internal power is good (~200 μ s after power up). This is provided by the 1-k Ω resistor, 1- μ F capacitor, and diode placed near the RESET pin.

It is recommended that a 4.7-µF capacitor (fast ceramic type) be placed near pin 28 (VR_DIG). This pin must not be used to source external components.

TEXAS

INSTRUMENTS




A. Capacitors should be placed as close as possible to the power supply pins.

Figure 11. Typical Application Diagram

SLES233-JULY 2008-REVISED JULY 2008

Recommended Oscillator Circuit



- Crystal type = parallel-mode, fundamental-mode crystal
- r_d = drive-level control resistor vendor specified
- \ddot{C}_L = Crystal load capacitance (capacitance of circuitry between the two terminals of the crystal)
- $C_L = (C_1 \times C_2)/(C_1 + C_2) + C_S$ (where C_S = board stray capacitance, ~2 pF)

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TAS3204PAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
TAS3204PAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTQF006A - JANUARY 1995 - REVISED DECEMBER 1996

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated